Normal view MARC view ISBD view

LAYOUT DESIGN OF CMOS CURRENT MIRRORS WITH IMPROVED CURRENT MISMATCH

DHAWAN, DEEPAK (996327)

LAYOUT DESIGN OF CMOS CURRENT MIRRORS WITH IMPROVED CURRENT MISMATCH A Dissertation Report - JAIPUR DEPARTMENT OF ECE, MNIT 2002 - Vp.

Subjects--Topical Terms:
LAYOUT DESIGN OF CMOS CURRENT MIRRORS
VLSI
Electrical & Communication Engineering

Print
Add to your cart (remove)
Suggest for purchase
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)

LAYOUT DESIGN OF CMOS CURRENT MIRRORS WITH IMPROVED CURRENT MISMATCH

©2023 Central Library, Malaviya National Institute of Technology Jaipur