Normal view MARC view ISBD view

Hardware Implementation of Fangled Viterbi Decoder :

Arya,Varsha.(2016pwc5327)

Hardware Implementation of Fangled Viterbi Decoder : a dissertation report - Jaipur: Deptt. of Electronics and Communication Engineering, Malaviya National Institue of Technology, 2018. - x,44p. 01 CD

Subjects--Topical Terms:
Electronics and Communication Engineering
Wireless and Optical Communication
Field - Programmable Gate Array
Viterbi Decoder

Dewey Class. No.: 621.3827 / ARY

Print
Add to your cart (remove)
Suggest for purchase
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)

Hardware Implementation of Fangled Viterbi Decoder :

©2023 Central Library, Malaviya National Institute of Technology Jaipur