Normal view MARC view ISBD view

RTL Design and Performance Analysis of BCH Codes for STT-MRAM based Cache :

Kokiligadda, Keerthi. sager. (2016peb5171)

RTL Design and Performance Analysis of BCH Codes for STT-MRAM based Cache : a Dissertation Report - Jaipur : Deptt. of Electronics and Communication Engineering, Malaviya National Institute of Technology, 2018. - viii,33p. 01 CD

Subjects--Topical Terms:
Electronics and Communication Engineering
Embedded System Engineering
STT-MRAM
Error Control coding (ECC)
BCH Encoder
Decoder
Meggitt Decoder

Dewey Class. No.: 621.382 / KOK

Print
Add to your cart (remove)
Suggest for purchase
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)

RTL Design and Performance Analysis of BCH Codes for STT-MRAM based Cache :

©2023 Central Library, Malaviya National Institute of Technology Jaipur