The gm/ID Methodology a Sizing Tool for Low-Voltage CMOS Circuits The Semi-empirical and Compact Model Approaches
Material type:
TextPublication details: New Delhi Springer 2010 Description: xvi,171pISBN: 9780387471006Subject(s): METAL OXIDE SEMICONDUCTORS, COMPLEMENTARY --DESIGN AND CONSTRUCTION | ELECTRICAL ENGINEERINGDDC classification: 621.395
| Item type | Current library | Call number | Status | Date due | Barcode |
|---|---|---|---|---|---|
General Books
|
Malaviya National Institute of Technology | 621.395 JES (Browse shelf(Opens below)) | Available | 80611 |
Browsing Malaviya National Institute of Technology shelves Close shelf browser (Hides shelf browser)
| No cover image available | No cover image available | No cover image available | No cover image available | No cover image available | ||||
| 621.395 BAR, E-2 Operational Amplifiers | 621.395 BAR, E-2 Operational Amplifiers | 621.395 BAR,E-2 Operational Amplifiers | 621.395 JES The gm/ID Methodology a Sizing Tool for Low-Voltage CMOS Circuits | 621.395 RUS Computer Aided Tools For VLSI System Design | 621.395 WON Nano-CMOS Gate Dielectric Engineering | 621.3994 GON Digital Image Processing Using MATLAB |
There are no comments on this title.