Search

Image from Google Jackets

Normal view MARC view ISBD view

Hardware Implementation Of Binary LDPC Encoder : a dissertation report

By: AGRAWAL, VIDHI (2009pev105)Contributor(s): BHARGAVA, LAVA [Supvr.]Material type: Text

Text

TextPublication details: JAIPUR DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING, MNIT 2011 Description: vpSubject(s): HARDWARE IMPLEMENTATION OF BINARY LDPC ENCODER,AGRAWAL | Vlsi Design | Electronics & Communication EngineeringDDC classification: 621.395

Average rating: 0.0 (0 votes)

Holdings ( 1 )
Comments ( 0 )

Holdings
Item type	Current library	Call number	Status	Date due	Barcode
Dissertations	Malaviya National Institute of Technology Reference	621.395 AGR (Browse shelf(Opens below))	Available		PEV100

Browsing Malaviya National Institute of Technology shelves, Shelving location: Reference Close shelf browser (Hides shelf browser)

Previous	No cover image available	No cover image available		No cover image available	No cover image available	No cover image available		Next
Previous	621.392 TIW POSITION VALIDATION FOR IDENTIFICATION OF MALICIOUS VEHICLES IN VANETs	621.395 DESIGN OF LONG RANG WIRELESS STREET LIGHT CONTROL SYSTEM	621.395 System-on-chip test architectures :	621.395 AGR Hardware Implementation Of Binary LDPC Encoder	621.395 AGR Design and analysis of low voltage high speed double tall comparator :	621.395 AGR Scalability analysis and performance comparison of junctionless thin film transistors:	621.395 AHU Low power design with high-level power estimation and power-aware synthesis /	Next

There are no comments on this title.

to post a comment.

Share

©2023 Central Library, Malaviya National Institute of Technology Jaipur