Search

Image from Google Jackets

Normal view MARC view ISBD view

A POWER EFFICIENT HIGH PERFORMANCE FLIP FLOP DESIGN USING CONDITIONAL PULSE ENHANCEMENT : A Dissertation Report

By: REDDY, G GNANADEEP (2011PEV5172)Contributor(s): PERIASAMY,C [Supvr]Material type: Text

Text

TextPublication details: JAIPUR DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING, MNIT 2013 Description: VpSubject(s): ELECTRONICS AND COMMUNICATION | VLSI | PERFORMANCE FLIP FLOP DESIGN USING CONDITIONAL PULSE ENHANCEMENT

Average rating: 0.0 (0 votes)

Holdings ( 1 )
Comments ( 0 )

Holdings
Item type	Current library	Call number	Status	Date due	Barcode
Dissertations	Malaviya National Institute of Technology	(Browse shelf(Opens below))	Available		PEV124

Browsing Malaviya National Institute of Technology shelves Close shelf browser (Hides shelf browser)

Previous	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	Next
Previous	A STUDY OF ENGINEERING BEHAVIOR OF STABILIZED FLY ASH	OPTIMIZATION OF SIMPLY SUPPORTED COMPOSITE BEAMS USING GENETIC ALGORITHM TECHNIQUE	DURABILITY OF CONCRETE CONTAINING COPPER TAILING AS PARTIAL REPLACEMENT OF SAND	A POWER EFFICIENT HIGH PERFORMANCE FLIP FLOP DESIGN USING CONDITIONAL PULSE ENHANCEMENT	EXPERIMENTAL INVESTIGATIONS FOR SHEAR BOND STRENGTH OF STEEL AND CONCRETE BONDED BY EPOXY	GROUND BOUNCE NOISE AWARE FORWARD BODY BIASED MTCMOS CIRCUIT TECHNIQUES FOR COMBINANTIONAL CIRCUITS	EFFICIENT UTILIZATION OF POWER IN A PHASE LOCKED LOOP DESIGN	Next

There are no comments on this title.

to post a comment.

Share

©2023 Central Library, Malaviya National Institute of Technology Jaipur