Image from Google Jackets

Routing congestion in VLSI circuits : estimation and optimization / Prashant Saxena, Rupesh S. Shelar, Sachin S. Sapatnekar.

By: Saxena, PrashantContributor(s): Shelar, Rupesh S | Sapatnekar, Sachin S, 1967-Material type: TextTextSeries: Series on integrated circuits and systemsPublication details: New York : Springer, c2007. Description: xiv, 248 p. : ill. ; 24 cmISBN: 9780387300375 (cased); 0387300376 (cased)Subject(s): Integrated circuits -- Very large scale integration | Routing (Computer network management)DDC classification: 621.395
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Call number Status Date due Barcode
REFERENCE Malaviya National Institute of Technology
Reference
621.395 SAX (Browse shelf(Opens below)) Not for loan 73566

Includes bibliographical references and index.

There are no comments on this title.

to post a comment.