Normal view MARC view ISBD view

Efficient parallel architecture for optimizing performance in SoCs : a thesis report

Mitra, Ved (2013RCP9563)

Efficient parallel architecture for optimizing performance in SoCs : a thesis report - Jaipur Department of Computer Science Engineering, MNIT 2022 - xvii,89 +1CD

Subjects--Topical Terms:
Computer Science Engineering
Efficient parallel architecture for optimizing performance in SoCs

Dewey Class. No.: 004

Print
Add to your cart (remove)
Suggest for purchase
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)

Efficient parallel architecture for optimizing performance in SoCs : a thesis report

©2023 Central Library, Malaviya National Institute of Technology Jaipur