Search

Image from Google Jackets

Normal view MARC view ISBD view

TEST SCHEME FOR FLASH MEMORY ARRAY USING FUNCTIONAL MODEL OF DUAL-GATE MOSFET edited by SAHULA, VINEET ; KUMAWAT, RENU

By: AGRAWAL, RENUContributor(s): SAHULA, VINEET ; KUMAWAT, RENUMaterial type: Text

Text

TextPublication details: JAIPUR DEPARTMENT OF ECE, MNIT 2009 Subject(s): PROJECT REPORT | RENU AGRAWAL | TEST SCHEME FOR FLASH MEMORY ARRAY | VLSI | ELECTRONICS AND COMMUNICATION ENGINEERING | ELECTRONICS AND COMMUNICATION ENGINEERING

Average rating: 0.0 (0 votes)

Holdings ( 1 )
Comments ( 0 )

Holdings
Item type	Current library	Call number	Status	Date due	Barcode
Project Reports	Malaviya National Institute of Technology	(Browse shelf(Opens below))	Available		EV066

Browsing Malaviya National Institute of Technology shelves Close shelf browser (Hides shelf browser)

Previous	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	Next
Previous	A LABORATORY STUDY ON MODIFIED BITUMEN USING CRUMB RUBBER AND SBS AS MODIFIERS	COMPARATIVE STUDY OF FEATURE EXTRACTION TECHNIQUES FOR FACIAL EXPRESSION RECOGNITION	PERFORMANCE IMPROVEMENT OF VITERBI AND SOVA DECODING ALGORITHMS WITH FINITE DECODING LENGTH	TEST SCHEME FOR FLASH MEMORY ARRAY USING FUNCTIONAL MODEL OF DUAL-GATE MOSFET	DESIGN OF MULTI-FUNCTION KEYBOARD INTERFACE CHIP WITH PROGRAMMABLE INPUT/OUTPUT	LOW COST LOW POWER EMBEDDED SYSTEM FOR CAPTURING OF ECG SIGNALS & HEART RATE DETECTION	SYSTEM LEVEL DESIGN & VERIFICATION : A CASE STUDY OF MPEG-2 VIDEO DECODER	Next

There are no comments on this title.

to post a comment.

Share

©2023 Central Library, Malaviya National Institute of Technology Jaipur